

SRI KRISHNA INSTITUTE OF TECHNOLOGY, BANGALORE



COURSE PLAN

Academic Year 2019-20

Program:	Information Science and Engineering
Semester :	3
Course Code:	18CSL37
Course Title:	ANALOG AND DIGITAL ELECTRONICS LABORATORY
Credit / L-T-P:	2 / 0-1-2
Total Contact Hours:	40
Course Plan Author:	Asha B R

LABORATORY PLAN - CAY 2019-20

Academic Evaluation and Monitoring Cell

No. 29, Chimney hills, Hesaraghatta Road, Chikkabanavara

BANGALORE-560090, KARNATAKA , INDIA

Phone / Fax :+91-08023721315/23721477, Web: www.skit.org.in

INSTRUCTIONS TO TEACHERS

- Classroom / Lab activity shall be started after taking attendance.
- Attendance shall only be signed in the classroom by students.
- Three hours attendance should be given to each Lab.
- Use only Blue or Black Pen to fill the attendance.
- Attendance shall be updated on-line & status discussed in DUGC.
- No attendance should be added to late comers.
- Modification of any attendance, over writings, etc is strictly prohibited.
- Updated register is to be brought to every academic review meeting as per the COE.



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
Title:	Course Lab Manual	Page: 1 / 24

Table of Contents

18CSL37 : ANALOG AND DIGITAL ELECTRONICS LAB.....	2
A. LABORATORY INFORMATION.....	2
1. Lab Overview.....	2
2. Lab Content.....	2
3. Lab Material.....	3
4. Lab Prerequisites.....	3
5. General Instructions.....	4
6. Lab Specific Instructions.....	4
B. OBE PARAMETERS.....	4
1. Lab / Course Outcomes.....	4
2. Lab Applications.....	5
3. Articulation Matrix.....	6
4. Mapping Justification.....	6
5. Curricular Gap and Content.....	7
6. Content Beyond Syllabus.....	7
C. COURSE ASSESSMENT.....	8
1. Course Coverage.....	8
2. Continuous Internal Assessment (CIA).....	8
D. EXPERIMENTS.....	8
Experiment 01 :	8
Experiment 02 :	10
Experiment 03 :	12
Experiment 04 :	13

Note : Remove “Table of Content” before including in CP Book



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 2 / 24

18CSL37 : ANALOG AND DIGITAL ELECTRONICS LAB

A. LABORATORY INFORMATION

1. Lab Overview

Degree:	BE	Program:	IS
Year / Semester :	2 / 3	Academic Year:	2019-20
Course Title:	Analog and Digital Electronics Lab	Course Code:	18CSL37
Credit / L-T-P:	2 / 1-0-2	SEE Duration:	180 Minutes
Total Contact Hours:	40 Hrs	SEE Marks:	60Marks
CIA Marks:	40	Assignment	1 / Module
Course Plan Author:	Asha B R	Sign	Dt :
Checked By:		Sign	Dt :

2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	Design an astable multivibrator circuit for three cases of duty cycle (50%, <50% and >50%) using NE 555 timer IC. Simulate the same for any one duty cycle.	03	Analog Circuit Design	L4 Analyze
2	Using ua 741 Opamp, design a 1 kHz Relaxation Oscillator with 50% duty cycle. And simulate the same.	03	Analog Circuit Design	L4 Analyze
3	Using ua 741 opamp, design a window comparator for any given UTP and LTP. And simulate the same.	03	Analog Circuit Design	L4 Analyze
4	Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates. And implement the same in HDL.	03	Combinational circuit design	L4 Analyze
5	Given a 4-variable logic expression, simplify it using appropriate technique and realize the simplified logic expression using 8:1 multiplexer IC. And implement the same in HDL.	03	Boolean expression realization	L4 Analyze
6	Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table. And implement the same in HDL.	03	JK Master/ Slave flip flop realization	L4 Analyze
7	Design and implement code converter I) Binary to Gray (II)	03	Code	L4



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 3 / 24

	Gray to Binary Code using basic gates.		converters design	Analyze
8	Design and implement a mod-n ($n < 8$) synchronous up counter using J-K Flip-Flop ICs and demonstrate its working.	03	counter design	L4 Analyze
9	Design and implement an asynchronous counter using decade counter IC to count up from 0 to n ($n \leq 9$) and demonstrate on 7-segment display (using IC-7447)	03	counter design	L4 Analyze

3. Lab Material

Module	Details	Available
A	Text books	
1-5	Charles H Roth and Larry L Kinney, Analog and Digital Electronics, Cengage Learning, 2019	In Lib
B	Reference books	
1	Anil K Maini, Varsha Agarwal: Electronic Devices and Circuits, Wiley, 2012.	In Lib
2-5	Donald P Leach, Albert Paul Malvino & Goutam Saha: Digital Principles and Applications, 8th Edition, Tata McGraw Hill, 2015	In Lib
2-5	Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with VHDL, 2 nd Edition, Tata McGraw Hill, 2005.	In Lib
2-5	R D Sudhaker Samuel: Illustrative Approach to Logic Design, Sanguine-Pearson, 2010	In Lib
2-5	M Morris Mano: Digital Logic and Computer Design, 10 th Edition, Pearson, 2008.	In Lib
	Others (Web, Video, Simulation, Notes etc.)	
C	Concept Videos or Simulation for Understanding	
C1	https://www.youtube.com/watch?v=Q5tcf1pYZRc	
C2	https://www.youtube.com/watch?v=6gubAibXQI8	
C3	https://www.youtube.com/watch?v=v1Ffe_rrQHo	
C4	https://www.youtube.com/watch?v=PSPx6Yy_v9I	
C5	https://www.youtube.com/watch?v=QzgGqIT5M0U	
C6	https://www.youtube.com/watch?v=wBS44-Ap4zY	
C7	https://www.youtube.com/watch?v=VavngOCrgw	
C8	https://www.youtube.com/watch?v=hweXV1k3gSQ https://www.youtube.com/watch?v=HtWJ0kks35l	
D	Software Tools for Design	
1	Capture elite and Active HDL	
E	Recent Developments for Research	
1	http://www.newelectronics.co.uk/electronics-technology/design-a-switch-mode-power-supply-using-an-isolated-flyback-topology/172738/	
2		



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 4 / 24

F	Others (Web, Video, Simulation, Notes etc.)	
1		

4. Lab Prerequisites:

SNo	Course Code	Base Course: Course Name	Topic / Description	Sem	Remarks
1	ELN	Basic electronics	Knowledge on basic gates.	2	
			Knowledge on Boolean expressions	2	

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

SNo	Instructions	Remarks
1	Observation book and Lab record are compulsory.	
2	Students should report to the concerned lab as per the time table.	
3	After completion of the program, certification of the concerned staff in-charge in the observation book is necessary.	
4	Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment.	
5	The record of observations along with the detailed experimental procedure of the experiment in the Immediate last session should be submitted and certified staff member in-charge.	
6	Should attempt all problems / assignments given in the list session wise.	
7	It is responsibility to create a separate directory to store all the programs, so that nobody else can read or copy.	
8	When the experiment is completed, should disconnect the setup made by them, and should return all the components/instruments taken for the purpose.	
9	Any damage of the equipment or burn-out components will be viewed seriously either by putting penalty or by dismissing the total group of students from the lab for the semester/year	
10	Completed lab assignments should be submitted in the form of a Lab Record in which you have to write the algorithm, program code along with comments and output for various inputs given	

6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Verify all the components and patch cords for their good working condition	
2	Make connections as shown in the circuit diagram	
3	Give supply to the trainer kit	
4	Provide input data to the circuit via switches and verify the truth table for digital	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 5 / 24

	experiments	
5	Verify the output waveform on Cathode Ray Oscilloscope / Computer	

B. OBE PARAMETERS

1. Lab / Course Outcomes

#	COs	Teach. Hours	Concept	Instr Method	Assessment Method	Blooms' Level
1	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC	04	Analog Circuit Design	Instructions & Demonstration	Slip Test	L4
2	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates	04	Combinational circuit design	Instructions & Demonstration	Slip Test	L4
3	Realize boolean expressions using multiplexer IC	04	Boolean expression realization	Instructions & Demonstration	Slip Test	L4
4	Realize JK master slave flip flop using nand gates	04	JK Master/ Slave flip flop realization	Instructions & Demonstration	Slip Test	L4
5	Design and analyze synchronous counter and asynchronous counters using combination of flip flops	04	Counter design	Instructions & Demonstration	Slip Test CIA	L4
6	Generate ramp waveform by DAC using counter IC	04	DAC realization	Instructions & Demonstration	Slip Test CIA	L4
7	Understand simulation toolkit to design analog circuits	04	Analog Circuit simulation	Instructions & Demonstration	Slip Test CIA	L4
8	Understand simulation toolkit to design digital circuits	04	Digital Circuit simulation	Instructions & Demonstration	Assignment	L4
-	Total	36	-	-	-	-

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

SNo	Application Area	CO	Level
1	Waveform generators are used in signal generators	CO1	L4



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 6 / 24

2	Adders are used in Arithmetic logic unit	CO2	L4
3	Multiplexers are used in communication systems	CO3	L2
4	Flip flops are used in memory devices	CO4	L4
5	Counters are used in Digital clock	CO5	L4
6	Digital to analog converters are used in data transmission	CO6	L4
7	Simulation toolkits are used to design and test circuits	CO7,C O8	L3

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

#	Course Outcomes COs	Program Outcomes												Level		
		PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12			
18CSL37.1	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC	2	2													L2
18CSL37.2	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates	2	2	2												L2
18CSL37.3	Realize boolean expressions using multiplexer IC	2														L2
18CSL37.4	Realize JK master slave flip flop using nand gates	2	2													L3
18CSL37.5	Design and analyze synchronous counter and asynchronous counters using combination of flip flops	2														L2
18CSL37.6	Generate ramp waveform by DAC using counter IC		2													L2
18CSL37.7	Understand simulation toolkit to design analog circuits					2										L3
18CSL37.8	Understand simulation toolkit to design digital circuits					2										L2

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

Mapping	Mapping Level	Justification
---------	---------------	---------------



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 7 / 24

CO	PO	-	-
CO1	PO1	2	Knowledge is required in construction of amplifiers and receivers
CO1	PO2	2	Analysis of amplifier and receiver circuits knowledge is required
CO2	PO1	3	Knowledge of adders and subtractors is required in design of ALU. Parity generators and code converters in communication systems
CO2	PO2	3	Adders and subtractors used to analyze ALU. Parity generators and code converters used to analyze communication systems
CO3	PO1	2	Knowledge is required in design of simplified circuits using multiplexer
CO4	PO1	2	Knowledge is required to build memory devices
CO4	PO2	3	To analyze memory devices flip flops are used
CO4	PO3	3	flip flops are used to design memory devices
CO5	PO1	3	Knowledge of counters helps the student to build timers and digital clocks
CO5	PO2	3	counters knowledge is required to analyze timers and digital clocks
CO5	PO3	2	counters are used to design timers and digital clocks
CO6	PO2	1	Knowledge is required to analyze working of communication systems
CO7	PO5	2	Use of simulation toolkit required to understand actual working of analog circuits
CO8	PO5	2	Use of simulation toolkit required to understand actual working of digital circuits

Note: Write justification for each CO-PO mapping.

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Unit	Title	Teaching Hours	No. of question in Exam							CO	Levels
			CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
1	Astable multivibrator	04	1	-	-	-	-	-	1	CO1	L4
2	Relaxation Oscillator	04	1	-	-	-	-	-	1	CO2	L4
3	window comparate	04	1	-	-	-	-	-	1	CO3	L4
4	Full adder, Full Subtractor	04	-	1	-	-	-	-	1	CO4	L4
5	Multiplexer	04	-	1	-	-	-	-	1	CO5	L4
6	Binary to Gray	04	-	1	-	-	-	-	1	CO6	L4
7	JK Master slave Flip flop	04	-	-	1	-	-	-	1	CO7	L4



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 8 / 24

8	Synchronous Counter	04	-	-	1	-	-	-	1	CO8	L4
9	Asynchronous counter	04	-	-	1	-	-	-	1	CO8	L4
-	Total	36	7	8	5	5	5	5	20	-	-

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	CO	Levels
CIA Exam – 1	25	CO4,CO5,CO6	L4
CIA Exam – 2	25	CO7,CO8	L4
CIA Exam – 3	25	CO1,CO2,CO3	L4
record	15		
Final CIA Marks	40	-	-

SNo	Description	Marks
1	Observation and Weekly Laboratory Activities	05 Marks
2	Record Writing	10 Marks for each Expt
3	Internal Exam Assessment	25 Marks
4	Internal Assessment	40 Marks
5	SEE	60 Marks
-	Total	100 Marks

D. EXPERIMENTS


Experiment 01 : Astable multivibrator

-	Experiment No.:	1	Marks	Date Planned	Date Conducted	
1	Title	Design an astable multivibrator circuit for three cases of duty cycle (50%, <50% and >50%) using NE 555 timer IC. Simulate the same for any one duty cycle.				
2	Course Outcomes	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC				
3	Aim	Design and implement the Schmitt Trigger using $\mu A741$ Op-Amp or given UTP and LTP values.				
4	Material / Equipment Required	Opamp,Resistors,DC regulated power supply,Dual power DC power supply Signal generator,CRO,Connecting wires,CRO probes,Bread Board				
5	Theory, Formula, Principle, Concept	DESIGN From theory of Schmitt trigger circuit using op-amp, we have the triggering points, $UTP = \frac{R1 Vref}{R1+R2} + \frac{R2 Vsat}{r1+r2}$ Vsat is positive saturation of the opamp =90% of VCC				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 9 / 24

		$LTP = \frac{R1 Vref}{R1+R2} - \frac{R2 Vsat}{r1+r2}$ <p>Hence given the LTP & UTP values to find the values R1,R2 and Vref values, the following design is used.</p> $UTP + LTP = \frac{2 R1 Vref}{R1+R2} \text{ -----(1)}$ <p>UTP - $\frac{R1 Vsat}{R1+R2}$ -----(2)</p> <p>Let $V_s = V_{in} = 2V$, then equation (2) yields $R1=9R2$</p> <p>$R2= 1$</p> <p>(UTP + LTP) +</p> <p>From equation (1) we have</p> $Vref = \frac{((UTP + LTP) \cdot (R1 + R2))}{2} = 3.33 V$
6	Procedure, Program, Activity, Algorithm, Pseudo Code1	<ol style="list-style-type: none"> 1) Connect the circuit as shown in the diagram. 2) Set +Vcc and -Vcc to +12V and -12V respectively 3) Set Vref as per the design. 4) Apply Vin a sinusoidal signal of frequency around 500Hz 10Vpp from the signal generator. 5) observe the Input and output waveforms on the CRO 6) Using XY mode observe the hysteresis curve.
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	





SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 10 / 24

		Designed value of UTP = 4V Designed value of LTP = 2V Designed value of Hysteresis = 2 V (UTP – LTP)
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	

Experiment 02 : Relaxation Oscillator

-	Experiment No.:	2	Marks	Date Planned	Date Conducted	
1	Title	Using ua 741 Opamp, design a 1 kHz Relaxation Oscillator with 50% duty cycle. And simulate the same.				
2	Course Outcomes	Design and analyze circuits Schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC				
3	Aim	To design and implement the rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency				
4	Material Equipment Required	/Opamp,Resistors,Capacitors,Dual power DC power supply, CRO, Connecting wires,CRO probes,Bread Board				
5	Theory, Formula, Principle, Concept	<p>The period of the output rectangular wave is given as $T = 2RC \ln \frac{1+B}{1-B}$ -----(1)</p> <p>Where, $B = \frac{R_1}{R_1+R_2}$ is the feedback fraction</p> <p>If $R_1 = R_2$, then from equation (1) we have $T = 2RC \ln(3)$</p> <p>Another example, if $R_2 = 1.16 R_1$, then $T = 2RC$ -----(2)</p> <p>Example: Design for a frequency of 1kHz (implies $T = 1/f = 1/10^3 = 10^{-3} = 1\text{ms}$)</p> <p>Use $R_2 = 1.16 R_1$, for equation (2) to be applied.</p> <p>Let $R_1 = 10\text{k}\Omega$, then $R_2 = 11.6\text{k}\Omega$ (use 20kΩ potentiometer as shown in circuit figure)</p> <p>Choose next a value of C and then calculate value of R from equation (2).</p> <p>Let $C = 0.1\mu\text{F}$ (i.e., 10^{-7}), then $R = T/2C = \frac{10^{-3}}{2 * 10^{-7}} = 5\text{k}\Omega$</p> <p>The voltage across the capacitor has a peak voltage of</p>				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 11 / 24

		$\frac{R_1}{R_1+R_2} V_{sat}$
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Connect the circuit as shown the diagram. 2. Set V_1 and V_2 to 0V and -12V respectively 3. Observe the output V_O on the CRO 4. Note the time scale on the CRO and hence compute the Freq
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 12 / 24

Experiment 03 : Window comparate

-	Experiment No.:	3	Marks	Date Planned	Date Conducted
1	Title	Using ua 741 opamp, design a window comparate for any given UTP and LTP. And simulate the same.			
2	Course Outcomes	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC			
3	Aim	To design and implement the rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency			
4	Material Equipment Required	Timer IC 555,Resistors,Capacitor,DC regulated power supply,Signal generator & CRO,Connecting wires,CRO probes, Bread Board			
5	Theory, Formula, Principle, Concept	<p>DESIGN</p> <p>Given frequency (f) = 1KHz and duty cycle = 60% (=0.6) The time period $T = 1/f = 1ms = t_H + t_L$ Where t_H is the time the output is high and t_L is the time the output is low. From the theory of Astable multivibrator using 555 Timer, we have</p> $t_H = 0.693 R_B C \text{ -----(1)}$ $t_L = 0.693 (R_A + R_B) C \text{ -----(2)}$ $T = t_H + t_L = 0.693 (R_A + 2 R_B) C$ <p>Duty cycle = $t_H / T = 0.6$. Hence $t_H = 0.6T = 0.6ms$ and $t_L = T - t_H = 0.4ms$. Let $C = 0.1\mu F$ and substituting in the above equations,</p> <p>$R_B = 5.8K\Omega$ (from equation 1) and $R_A = 2.9K\Omega$ (from equation 2 & R_B values). The V_{cc} determines the upper and lower threshold voltages (observed from the capacitor voltage waveform) as $U_T = CC \wedge L_T = CC$. Note: The duty cycle determined by R_A & R_B can vary only between 50 & 100%. If R_A is much smaller than R_B , the duty cycle approaches 50%.</p> <p>Example 2: frequency = 1kHz and duty cycle =75%, $R_A = 7.2k\Omega$ & $R_B = 3.6k\Omega$, choose $R_A = 6.8k\Omega$ and $R_B = 3.3k\Omega$.</p>			
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Connect the circuit as shown the diagram. 2. Set +Vcc to +5V 3. observe the output waveforms on the CRO 4. Note down the Period T_{on} and T_{off} on the time scale on the CRO and hence compute the period T and Frequency f. 5. Compute the duty cycle. 			
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 13 / 24

8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	

Experiment 04 : Adders and Subtracters

-	Experiment No.:	4	Marks	Date Planned	Date Conducted	
1	Title	Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates. And implement the same in HDL.				
2	Course Outcomes	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates				
3	Aim	To Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates.				
4	Material Equipment	/1.C 7404, IC7432, IC7408 2. Patch chords				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 14 / 24

	Required	3.Power chords 4.Trainer Kit																																												
5	Theory, Formula, Principle, Concept	Application Areas																																												
6	Procedure, Program, Algorithm, Pseudo Code	1.Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																												
7	Block, Model, Reaction Equation, Expected Graph	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Half Adder</p> </div> <div style="text-align: center;"> <p>Half Adder full adder</p> </div> </div> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Half Subtractor</p> </div> <div style="text-align: center;"> <p>half subtracter full subtracter</p> </div> </div>																																												
8	Observation Table, Look-up Table, Output	<table border="1" style="margin-bottom: 20px;"> <thead> <tr> <th>A</th> <th>B</th> <th>Sum</th> <th>Carry</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2">Inputs</th> <th colspan="2">Outputs</th> </tr> <tr> <th>A</th> <th>B</th> <th>D_i(Difference)</th> <th>B_o(Borrow)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </tbody> </table>	A	B	Sum	Carry	0	0	0	0	1	0	1	0	0	1	1	0	1	1	0	1	Inputs		Outputs		A	B	D _i (Difference)	B _o (Borrow)	0	0	0	0	0	1	1	1	1	0	1	0	1	1	0	0
A	B	Sum	Carry																																											
0	0	0	0																																											
1	0	1	0																																											
0	1	1	0																																											
1	1	0	1																																											
Inputs		Outputs																																												
A	B	D _i (Difference)	B _o (Borrow)																																											
0	0	0	0																																											
0	1	1	1																																											
1	0	1	0																																											
1	1	0	0																																											



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 15 / 24

		<table border="1"> <tr><th>A</th><th>B</th><th>C</th><th>D</th><th>Bout</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> <table border="1"> <tr><th>Input bit for number A</th><th>Input bit for number B</th><th>Carry bit input C_{IN}</th><th>Sum bit output Σ</th><th>Carry bit output C_{OUT}</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	C	D	Bout	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1	Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Sum bit output Σ	Carry bit output C _{OUT}	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1
A	B	C	D	Bout																																																																																								
0	0	0	0	0																																																																																								
0	0	1	1	1																																																																																								
0	1	0	1	1																																																																																								
0	1	1	0	1																																																																																								
1	0	0	1	0																																																																																								
1	0	1	0	0																																																																																								
1	1	0	0	0																																																																																								
1	1	1	1	1																																																																																								
Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Sum bit output Σ	Carry bit output C _{OUT}																																																																																								
0	0	0	0	0																																																																																								
0	0	1	1	0																																																																																								
0	1	0	1	0																																																																																								
0	1	1	0	1																																																																																								
1	0	0	1	0																																																																																								
1	0	1	0	1																																																																																								
1	1	0	0	1																																																																																								
1	1	1	1	1																																																																																								
9	Sample Calculations																																																																																											
10	Graphs, Outputs	Respective Truth tables are verified																																																																																										
11	Results & Analysis																																																																																											
12	Application Areas	Adders and subtracters are used in arithmetic logic unit																																																																																										
13	Remarks																																																																																											
14	Faculty Signature with Date																																																																																											

Experiment 05: Multiplexer

-	Experiment No.:	1	Marks	Date Planned	Date Conducted
1	Title	Given a 4-variable logic expression, simplify it using appropriate technique and realize the simplified logic expression using 8:1 multiplexer IC. And implement the same in HDL.			
2	Course Outcomes	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates			
3	Aim	Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC.			
4	Material Equipment Required	/1 IC 74LS151 2. Patch chords 3. Power chords 4. Trainer Kit			
5	Theory, Formula, Principle, Concept				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output			
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 16 / 24

8	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th>Decimal</th> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>f</th> <th>MEV map entry</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0 □D0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td>2</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1 □D1</td> </tr> <tr> <td>3</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>4</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1 □D2</td> </tr> <tr> <td>5</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>6</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0 □D3</td> </tr> <tr> <td>7</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td>8</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>X</td> <td>X □D4</td> </tr> <tr> <td>9</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td></td> </tr> <tr> <td>10</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>X □D5</td> </tr> <tr> <td>11</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>X</td> <td></td> </tr> <tr> <td>12</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>D □D6</td> </tr> <tr> <td>13</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>14</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>D □D7</td> </tr> <tr> <td>15</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td></td> </tr> </tbody> </table>	Decimal	A	B	C	D	f	MEV map entry	0	0	0	0	0	0	0 □D0	1	0	0	0	1	0		2	0	0	1	0	1	1 □D1	3	0	0	1	1	1		4	0	1	0	0	1	1 □D2	5	0	1	0	1	1		6	0	1	1	0	0	0 □D3	7	0	1	1	1	0		8	1	0	0	0	X	X □D4	9	1	0	0	1	X		10	1	0	1	0	X	X □D5	11	1	0	1	1	X		12	1	1	0	0	0	D □D6	13	1	1	0	1	1		14	1	1	1	0	0	D □D7	15	1	1	1	1	1	
Decimal	A	B	C	D	f	MEV map entry																																																																																																																			
0	0	0	0	0	0	0 □D0																																																																																																																			
1	0	0	0	1	0																																																																																																																				
2	0	0	1	0	1	1 □D1																																																																																																																			
3	0	0	1	1	1																																																																																																																				
4	0	1	0	0	1	1 □D2																																																																																																																			
5	0	1	0	1	1																																																																																																																				
6	0	1	1	0	0	0 □D3																																																																																																																			
7	0	1	1	1	0																																																																																																																				
8	1	0	0	0	X	X □D4																																																																																																																			
9	1	0	0	1	X																																																																																																																				
10	1	0	1	0	X	X □D5																																																																																																																			
11	1	0	1	1	X																																																																																																																				
12	1	1	0	0	0	D □D6																																																																																																																			
13	1	1	0	1	1																																																																																																																				
14	1	1	1	0	0	D □D7																																																																																																																			
15	1	1	1	1	1																																																																																																																				
9	Sample Calculations																																																																																																																								
10	Graphs, Outputs	Respective Truth tables are verified																																																																																																																							
11	Results & Analysis																																																																																																																								
12	Application Areas	Adders and subtracters are used in arithmetic logic unit																																																																																																																							
13	Remarks																																																																																																																								
14	Faculty Signature with Date																																																																																																																								

Experiment 06 : Code Converters

-	Experiment No.:	1	Marks		Date Planned		Date Conducted	
---	------------------------	---	--------------	--	---------------------	--	-----------------------	--



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 17 / 24

1	Title	Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table. And implement the same in HDL.
2	Course Outcomes	Design and analyze combinational circuits like adders, subtractors, parity generators and code converters using combination of gates
3	Aim	To Design and implement code converter I) Binary to Gray II) Gray to Binary Code using basic gates.
4	Material Equipment Required	1.IC 7404, IC7432, IC7408 2. Patch chords 3.Power chords 4.Trainer Kit
5	Theory, Formula, Principle, Concept	<p>Binary to Gray</p> $G_3 = B_3$ $G_0 = B_0 \oplus B_1$ $G_1 = B_1 \oplus B_2$ $G_2 = B_2 \oplus B_3$ <p>Grey to Binary</p> $B_3 = G_3$ $B_2 = G_2 \oplus G_3$ $B_1 = G_1 \oplus G_2 \oplus G_3$ $B_0 = G_0 \oplus G_1 \oplus G_2 \oplus G_3$
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 18 / 24

Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th colspan="4">Gray Code Input</th> <th colspan="4">Binary Code Output</th> </tr> <tr> <th>G3</th> <th>G2</th> <th>G1</th> <th>G0</th> <th>B3</th> <th>B2</th> <th>B1</th> <th>B0</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Gray Code Input				Binary Code Output				G3	G2	G1	G0	B3	B2	B1	B0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	1	1	0	1	1	0	0	1	0	0	0	1	1	1	0	1	0	1	0	1	0	1	0	1	1	0	0	1	0	0	0	1	1	1	1	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1	1	1	1	1	0	1	0	1	1	1	0	1	0	1	1	1	0	1	0	1	1	0	0	1	0	1	1	1	1	0	1	1	0	0	1	1	1	1	0	1	0	0	0	1	1	1	1
Gray Code Input				Binary Code Output																																																																																																																																													
G3	G2	G1	G0	B3	B2	B1	B0																																																																																																																																										
0	0	0	0	0	0	0	0																																																																																																																																										
0	0	0	1	0	0	0	1																																																																																																																																										
0	0	1	1	0	0	1	0																																																																																																																																										
0	0	1	0	0	0	1	1																																																																																																																																										
0	1	1	0	0	1	0	0																																																																																																																																										
0	1	1	1	0	1	0	1																																																																																																																																										
0	1	0	1	0	1	1	0																																																																																																																																										
0	1	0	0	0	1	1	1																																																																																																																																										
1	1	0	0	1	0	0	0																																																																																																																																										
1	1	0	1	1	0	0	1																																																																																																																																										
1	1	1	1	1	0	1	0																																																																																																																																										
1	1	1	0	1	0	1	1																																																																																																																																										
1	0	1	0	1	1	0	0																																																																																																																																										
1	0	1	1	1	1	0	1																																																																																																																																										
1	0	0	1	1	1	1	0																																																																																																																																										
1	0	0	0	1	1	1	1																																																																																																																																										
Sample Calculations																																																																																																																																																	
10 Graphs, Outputs	Respective Truth tables are verified																																																																																																																																																
11 Results & Analysis																																																																																																																																																	
12 Application Areas	Code converters are used in data communication for error correction																																																																																																																																																
13 Remarks																																																																																																																																																	
14 Faculty Signature with Date																																																																																																																																																	

Experiment 07 : Master Slave Flip Flop

-	Experiment No.:	1	Marks	Date Planned	Date Conducted	
1	Title	Design and implement code converter I) Binary to Gray (II) Gray to Binary Code using basic gates.				
2	Course Outcomes	Realize boolean expressions using multiplexer IC				
3	Aim	Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table.				
4	Material Equipment Required	1. IC 74LS10 2. IC 74LS00 3. Patch chords 4. Power chords				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 19 / 24

		5. Trainer Kit																														
5	Theory, Formula, Principle, Concept	<p>The control inputs to a clocked flip flop will be making a transition at approximately the same times as triggering edge of the clock input occurs. This can lead to unpredictable triggering.</p> <p>A JK master flip flop is positive edge triggered, where as slave is negative edge triggered. Therefore master first responds to J and K inputs and then slave. If J=0 and K=1, master resets on arrival of positive clock edge. High output of the master drives the K input of the slave. For the trailing edge of the clock pulse the slave is forced to reset. If both the inputs are high, it changes the state or toggles on the arrival of the positive clock edge and the slave toggles on the negative clock edge. The slave does exactly what the master does.</p>																														
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output 																														
7	Block, Model, Reaction Equation, Expected Graph																															
	Observation Table, Look-up Table, Output	<p>Function Table :</p> <table border="1"> <thead> <tr> <th>Clock</th> <th>J</th> <th>K</th> <th>Q</th> <th>Q'</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>Π</td> <td>0</td> <td>0</td> <td>Q₀</td> <td>Q₀'</td> <td>No Change</td> </tr> <tr> <td>Π</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Reset</td> </tr> <tr> <td>Π</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Set</td> </tr> <tr> <td>Π</td> <td>1</td> <td>1</td> <td>Q₀</td> <td>Q₀'</td> <td>Toggle</td> </tr> </tbody> </table>	Clock	J	K	Q	Q'	Comment	Π	0	0	Q ₀	Q ₀ '	No Change	Π	0	1	0	1	Reset	Π	1	0	1	0	Set	Π	1	1	Q ₀	Q ₀ '	Toggle
Clock	J	K	Q	Q'	Comment																											
Π	0	0	Q ₀	Q ₀ '	No Change																											
Π	0	1	0	1	Reset																											
Π	1	0	1	0	Set																											
Π	1	1	Q ₀	Q ₀ '	Toggle																											
	Sample																															



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 20 / 24

	Calculations	
10	Graphs, Outputs	Respective Truth tables are verified
11	Results & Analysis	
12	Application Areas	Flip flops are used in memory devices
13	Remarks	
14	Faculty Signature with Date	


Experiment 08 : Synchronous counter

-	Experiment No.:	1	Marks	Date Planned	Date Conducted
1	Title	Design and implement a mod-n ($n < 8$) synchronous up counter using J-K Flip-Flop ICs and demonstrate its working.			
2	Course Outcomes	Design and analyze synchronous counter and asynchronous counters using combination of flip flops			
3	Aim	Design and implement a mod-n ($n < 8$) synchronous up counter using J-K Flip-Flop ICs and demonstrate its working			
4	Material Equipment Required	1. IC 74LS76 2. IC 74LS08 3. Patch chords 4. Power chords 5. Trainer Kit			
5	Theory, Formula, Principle, Concept	<p>The ripple counter requires a finite amount of time for each flip flop to change state. This problem can be solved by using a synchronous parallel counter where every flip flop is triggered in synchronism with the clock and all the output which are scheduled to change do so simultaneously.</p> <p>The counter progresses counting upwards in a natural binary sequence from count 000 to count 100 advancing count with every negative clock transition and get back to 000 after this cycle.</p>			
6	Procedure, Program, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output			



7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph

Circuit diagram of Mod – 8 counter:



Observation Table, Look-up Table, Output

DESIGN FOR MOD 8 UP COUNTER:

Present State			Next state			Flip flop inputs					
QC	QB	QA	QC+1	QB+1	QA+1	KC	JC	KB	JB	KA	JA
0	0	0	0	0	1	X	0	X	0	X	1
0	0	1	0	1	0	X	0	X	1	1	X
0	1	0	0	1	1	X	0	0	X	X	1
0	1	1	1	0	0	X	1	1	X	1	X
1	0	0	1	0	1	0	X	X	0	X	1
1	0	1	1	1	0	0	X	X	1	1	X
1	1	0	1	1	1	0	X	0	X	X	1
1	1	1	0	0	0	1	X	1	X	1	X

9 Sample Calculations



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 22 / 24

		<p><u>Design:</u></p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>JA</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>QA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> </tr> </table> <p>JA = 1</p> </div> <div style="text-align: center;"> <p>KA</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>QA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td>X</td> <td>1</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>1</td> <td>X</td> </tr> </table> <p>KA = 1</p> </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>JB</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>QA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>X</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> </tr> </table> <p>JB = QA</p> </div> <div style="text-align: center;"> <p>KB</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>QA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> </tr> </table> <p>KB = QA</p> </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>JC</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>QA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td>0</td> <td>X</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> </tr> </table> <p>JC = QA QB</p> </div> <div style="text-align: center;"> <p>KC</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>QA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> </table> <p>KC = QA QB</p> </div> </div>		QB	QA	00	01	11	10	QC	0	1	X	X	X	1	1	1	X	X	X	X	1		QB	QA	00	01	11	10	QC	0	X	1	1	1	X	1	X	X	1	1	1	X		QB	QA	00	01	11	10	QC	0	0	1	X	X	X	1	0	1	X	X	X	X		QB	QA	00	01	11	10	QC	0	X	X	1	1	0	1	X	X	X	1	1	0		QB	QA	00	01	11	10	QC	0	0	X	1	0	0	1	X	X	X	X	X	X		QB	QA	00	01	11	10	QC	0	X	X	X	1	X	1	0	0	0	1	0	0
	QB	QA	00	01	11	10																																																																																																																										
QC	0	1	X	X	X	1																																																																																																																										
1	1	X	X	X	X	1																																																																																																																										
	QB	QA	00	01	11	10																																																																																																																										
QC	0	X	1	1	1	X																																																																																																																										
1	X	X	1	1	1	X																																																																																																																										
	QB	QA	00	01	11	10																																																																																																																										
QC	0	0	1	X	X	X																																																																																																																										
1	0	1	X	X	X	X																																																																																																																										
	QB	QA	00	01	11	10																																																																																																																										
QC	0	X	X	1	1	0																																																																																																																										
1	X	X	X	1	1	0																																																																																																																										
	QB	QA	00	01	11	10																																																																																																																										
QC	0	0	X	1	0	0																																																																																																																										
1	X	X	X	X	X	X																																																																																																																										
	QB	QA	00	01	11	10																																																																																																																										
QC	0	X	X	X	1	X																																																																																																																										
1	0	0	0	1	0	0																																																																																																																										
10	Graphs, Outputs	Respective Truth tables are verified																																																																																																																														
11	Results & Analysis																																																																																																																															
12	Application Areas	Counters are used in digital clock																																																																																																																														
13	Remarks																																																																																																																															
14	Faculty Signature with Date																																																																																																																															

Experiment 09 : Asynchronous counter

-	Experiment No.:	9	Marks	Date Planned	Date Conducted	
1	Title	Design and implement an asynchronous counter using decade counter IC to count up from 0 to n (n<=9) and demonstrate on 7-segment display (using IC-7447)				
2	Course Outcomes	Design and analyze synchronous counter and asynchronous counters using combination of flip flops				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:01-08-2019
Title: Course Lab Manual		Page: 23 / 24

3	Aim	Design and implement an asynchronous counter using decade counter IC to count up from 0 to n($n \leq 9$) and demonstrate on 7-segment display (using IC-7447).																														
4	Material Equipment Required	1.IC7490, IC7443 2. Patch chords 3.Power chords 4.Trainer Kit																														
5	Theory, Formula, Principle, Concept	Asynchronous counter is a counter in which the clock signal is connected to the clock input of only first stage flip flop. The clock input of the second stage flip flop is triggered by the output of the first stage flip flop and so on. This introduces an inherent propagation delay time through a flip flop. A transition of input clock pulse and a transition of the output of a flip flop can never occur exactly at the same time. Therefore, the two flip flops are never simultaneously triggered, which results in asynchronous counter operation.																														
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																														
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																															
8	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th>Clock</th> <th>A</th> <th>B</th> <th>C</th> <th>D</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>2</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>3</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>4</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	Clock	A	B	C	D	0	0	0	0	0	1	0	0	0	1	2	0	0	1	0	3	0	0	1	1	4	0	1	0	0
Clock	A	B	C	D																												
0	0	0	0	0																												
1	0	0	0	1																												
2	0	0	1	0																												
3	0	0	1	1																												
4	0	1	0	0																												



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
Title:	Course Lab Manual	Page: 24 / 24

		5	0	1	0	1	
		6	0	1	1	0	
		7	1	0	0	0	
		8	1	0	0	1	
9	Sample Calculations						
10	Graphs, Outputs	Respective Truth tables are verified					
11	Results & Analysis						
12	Application Areas	Counters are used in digital clock					
13	Remarks						
14	Faculty Signature with Date						