#### LABORATORY PLAN - CAY 2019-20

# SRI KRISHNA INSTITUTE OF TECHNOLOGY, BANGALORE



# COURSE PLAN

# Academic Year 2019-20

Program:	Information Science and Engineering
Semester :	3
Course Code:	18CSL37
Course Title:	ANALOG AND DIGITAL ELECTRONICS LABORATORY
Credit / L-T-P:	2 / 0-1-2
Total Contact Hours:	40
Course Plan Author:	Asha B R

#### LABORATORY PLAN - CAY 2019-20

## Academic Evaluation and Monitoring Cell

No. 29, Chimney hills, Hesaraghatta Road, Chikkabanavara

# BANGALORE-560090, KARNATAKA, INDIA

Phone / Fax :+91-08023721315/23721477, Web: www.skit.org.in

# INSTRUCTIONS TO TEACHERS

- Classroom / Lab activity shall be started after taking attendance.
- Attendance shall only be signed in the classroom by students.
- Three hours attendance should be given to each Lab.
- Use only Blue or Black Pen to fill the attendance.
- Attendance shall be updated on-line & status discussed in DUGC.
- No attendance should be added to late comers.
- Modification of any attendance, over writings, etc is strictly prohibited.
- Updated register is to be brought to every academic review meeting as per the COE.

RINGALORS .	

# Table of Contents

18CSL37 : ANALOG AND DIGITAL ELECTRONICS LAB	2
A. LABORATORY INFORMATION	2
1. Lab Overview	2
2. Lab Content	2
3. Lab Material	3
4. Lab Prerequisites:	3
5. General Instructions	4
6. Lab Specific Instructions	4
B. OBE PARAMETERS	4
1. Lab / Course Outcomes	4
2. Lab Applications	5
3. Articulation Matrix	
4. Mapping Justification	6
5. Curricular Gap and Content	
6. Content Beyond Syllabus	
C. COURSE ASSESSMENT	8
1. Course Coverage	8
2. Continuous Internal Assessment (CIA)	8
D. EXPERIMENTS	8
Experiment 01 :	8
Experiment 02 :	10
Experiment 03 :	12
Experiment 04 :	13

Note : Remove "Table of Content" before including in CP Book

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
Alwas State	Title:	Course Lab Manual	Page: 2 / 24

# 18CSL37 : ANALOG AND DIGITAL ELECTRONICS LAB

# A. LABORATORY INFORMATION

#### 1. Lab Overview

Degree:	BE	Program:	IS
Year / Semester :	2/3	Academic Year:	2019-20
Course Title:	Analog and Digital Electronics Lab	Course Code:	18CSL37
Credit / L-T-P:	2 / 1-0-2	SEE Duration:	180 Minutes
Total Contact Hours:	40 Hrs	SEE Marks:	60Marks
CIA Marks:	40	Assignment	1 / Module
Course Plan Author:	Asha B R	Sign	Dt :
Checked By:		Sign	Dt :

#### 2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	Design an astable multivibrator ciruit for three cases of duty cycle (50%, <50% and >50%) using NE 555 timer IC. Simulate the same for any one duty cycle.		Analog Circuit Design	L4 Analyze
2	Using ua 741 Opamp, design a 1 kHz Relaxation Oscillator with 50% duty cycle. And simulate the same.	03	Analog Circuit Design	L4 Analyze
3	Using ua 741 opamap, design a window comparate for any given UTP and LTP. And simulate the same.	03	Analog Circuit Design	L4 Analyze
4	Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates. And implement the same in HDL.	03	Combinationa I circuit design	
5	Given a 4-variable logic expression, simplify it using appropriate technique and realize the simplified logic expression using 8:1 multiplexer IC. And implement the same in HDL.	03	Boolean expression realization	L4 Analyze
6	Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table. And implement the same in HDL.	03	JK Master/ Slave flip flop realization	L4 Analyze
7	Design and implement code converter I)Binary to Gray (II)	03	Code	L4



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
Title:	Course Lab Manual	Page: 3 / 24

	Gray to Binary Code using basic gates.		converters	Analyze
			design	
8	Design and implement a mod-n (n<8) synchronous up counter	03	counter	L4
	using J-K Flip-Flop ICs and demonstrate its working.		design	Analyze
9	Design and implement an asynchronous counter using decade	03	counter	L4
	counter IC to count up from 0 to n (n<=9) and demonstrate on		design	Analyze
	7-segment display (using IC-7447)			

#### 3. Lab Material

Mod	Details	Available
ule		
	Text books	
1-5	Charles H Roth and Larry L Kinney, Analog and Digital Electronics, Cengage	In Lib
	Learning,2019	
В	Reference books	
1	Anil K Maini, Varsha Agarwal: Electronic Devicesand Circuits, Wiley, 2012.	In Lib
2-5	Donald P Leach, Albert Paul Malvino & Goutam Saha: Digital Principles and	In Lib
	Applications, 8th Edition, Tata McGraw Hill, 2015	
	Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with	In Lib
	VHDL, 2 <sup>nd</sup> Edition, Tata McGraw Hill, 2005.	
2-5	R D Sudhaker Samuel: Illustrative Approach to LogicDesign, Sanguine-	In Lib
	Pearson, 2010	
2-5	M Morris Mano: Digital Logic and Computer Design, 10 <sup>th</sup> Edition, Pearson, 2008.	In Lib
	Others (Web, Video, Simulation, Notes etc.)	
С	Concept Videos or Simulation for Understanding	
C1	https://www.youtube.com/watch?v=Q5tcf1pYZRc	
C2	https://www.youtube.com/watch?v=6gubAibXQl8	
C3	https://www.youtube.com/watch?v=v1Ffe_rrQHo	
C4	https://www.youtube.com/watch?v=PSPx6Yy_v9I	
C5	https://www.youtube.com/watch?v=QzgGqIT5M0U	
C6	https://www.youtube.com/watch?v=wBS44-Ap4zY	
C7	https://www.youtube.com/watch?v= VavngOCrgw	
	https://www.youtube.com/watch?v=hweXV1k3gSQ	
	https://www.youtube.com/watch?v=HtWJ0kks351	
D	Software Tools for Design	
I	Capture elite and Active HDL	
	Recent Developments for Research	
Ε		
<b>E</b> 1	http://www.newelectronics.co.uk/electronics-technology/design-a-switch-mode-	
1	-	

6		SKIT Teaching Process		Rev No.: 1.0
E		Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
CANG.	ALONE	Title:	Course Lab Manual	Page: 4 / 24
	1			
F	Others	(Web, Video,	Simulation, Notes etc.)	
1				

# 4. Lab Prerequisites:

-	-	Base Course:		-	-
SNo	Course	Course Name	Topic / Description	Sem	Remarks
	Code				
1	ELN	Basic electronics	Knowledge on basic gates.	2	
			Knowledge on Boolean expressions	2	

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

#### 5. General Instructions

SNo	Instructions	Remarks
1	Observation book and Lab record are compulsory.	
2	Students should report to the concerned lab as per the time table.	
	After completion of the program, certification of the concerned staff in-charge in the observation book is necessary.	
4	Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment.	
	The record of observations along with the detailed experimental procedure of the experiment in the Immediate last session should be submitted and certified staff member in-charge.	
6	Should attempt all problems / assignments given in the list session wise.	
	It is responsibility to create a separate directory to store all the programs, so that nobody else can read or copy.	
	When the experiment is completed, should disconnect the setup made by them, and should return all the components/instruments taken for the purpose.	
	Any damage of the equipment or burn-out components will be viewed seriously either by putting penalty or by dismissing the total group of students from the lab for the semester/year	
	Completed lab assignments should be submitted in the form of a Lab Record in which you have to write the algorithm, program code along with comments and output for various inputs given	

# 6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Verify all the components and patch cords for their good working condition	
2	Make connections as shown in the circuit diagram	
3	Give supply to the trainer kit	
4	Provide input data to the circuit via switches and verify the truth table for digital	

SANGALONS *	Γ

6	~	SKIT	Teaching Process	Rev No.: 1.0
E		Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
<b>EANG</b>	LONE	Title:	Course Lab Manual	Page: 5 / 24
	experir	ments		
5	Verify	the output way		

# **B. OBE PARAMETERS**

### 1. Lab / Course Outcomes

#	COs	Teach.	Concept	Instr	Assessment	
		Hours		Method	Method	Level
1	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC		Analog Circuit Design	Instructi ons & Demonst ration	Slip Test	L4
2	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates		Combinational circuit design	Instructi ons & Demonst ration	Slip Test	L4
3	Realize boolean expressions using multiplexer IC	04	Boolean expression realization	Instructi ons & Demonst ration	Slip Test	L4
4	Realize JK master slave flip flop using nand gates		JK Master/ Slave flip flop realization	Instructi ons & Demonst ration	Slip Test	L4
5	Design and analyze synchronous counter and asynchronous counters using combination of flip flops	04	Counter deign	Instructi ons & Demonst ration	Slip Test CIA	L4
6	Generate ramp waveform by DAC using counter IC		DAC realization	Instructi ons & Demonst ration	Slip Test CIA	L4
7	Understand simulation toolkit to design analog circuits		Analog Circuit simulation	Instructi ons & Demonst ration	Slip Test CIA	L4
8	Understand simulation toolkit to design digital circuits	04	Digital Circuit simulation	Instructi ons & Demonst ration	Ū	L4
-	Total	36	-	-	-	-

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

# 2. Lab Applications

SNo	Application Area	CO	Level
1	Waveform generators are used in signal generators	CO1	L4

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
THEAL STATE	Title:	Course Lab Manual	Page: 6 / 24

2	Adders are used in Arithmetic logic unit	CO2	L4
3	Multiplexers are used in communication systems	CO3	L2
4	Flip flops are used in memory devices	CO4	L4
5	Counters are used in Digital clock	CO5	L4
6	Digital to analog converters are used in data transmission	CO6	L4
7	Simulation toolkits are used to design and test circuits	CO7,C	L3
		O8	

Note: Write 1 or 2 applications per CO.

#### 3. Articulation Matrix

# (CO – PO MAPPING)

-	Course Outcomes				F	Prog	ram (	Outc	ome	s				
#	COs	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	Level
		1	2	3	4	5	6	7	8	9	10	11	12	
18CSL37.1	Design and analyze circuits schmitt	2	2											L2
	trigger and rectangular waveform													
	generator using operation amplifier IC and 555 IC													
18CSL37.2	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates		2	2										L2
18CSL37.3	Realize boolean expressions using multiplexer IC	2												L2
18CSL37.4	Realize JK master slave flip flop using nand gates	2	2											L3
18CSL37.5	Design and analyze synchronous counter and asynchronous counters using combination of flip flops													L2
18CSL37.6	Generate ramp waveform by DAC using counter IC		2											L2
18CSL37.7	Understand simulation toolkit to design analog circuits					2								L3
18CSL37.8	Understand simulation toolkit to design digital circuits					2								L2

Note: Mention the mapping strength as 1, 2, or 3

# 4. Mapping Justification

Mapping	Mapping	Justification
	Level	

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
AANGALONS	Title:	Course Lab Manual	Page: 7 / 24

СО	РО	-	-						
CO1	PO1	2	Knowledge is required in construction of amplifiers and receivers						
CO1	PO2	2	Analysis of amplifier and receiver circuits knowledge is required						
CO2	PO1	3	Knowledge of adders and subtracters is required in design of ALU.						
			Parity generators and code converters in communication systems						
CO2	PO2	3	Adders and subtracters used to analyze ALU. Parity generators and code						
			converters used to analyze communication systems						
CO3	PO1	2	Knowledge is required in design of simplified circuits using multiplexer						
CO4	PO1	2	Knowledge is required to build memory devices						
CO4	PO2	3	To analyze memory devices flip flops are used						
CO4	PO3	3	flip flops are used to design memory devices						
CO5	PO1	3	Knowledge of counters helps the student to build timers and digital clocks						
CO5	PO2	3	counters knowledge is required to analyze timers and digital clocks						
CO5	PO3	2	counters are used to design timers and digital clocks						
CO6	PO2	1	Knowledge is required to analyze working of communication systems						
CO7	PO5	2	Use of simulation toolkit required to understand actual working of analog						
			circuits						
CO8	PO5	2	Use of simulation toolkit required to understand actual working of digital						
			circuits						

Note: Write justification for each CO-PO mapping.

# 5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					

Note: Write Gap topics from A.4 and add others also.

# 6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					

Note: Anything not covered above is included here.

# C. COURSE ASSESSMENT

# 1. Course Coverage

Unit	Title	Teachi	i No. of question in Exam				CO	Levels			
		ng	CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
		Hours									
1	Astable multivibrator	04	1	-	-	-	-	-	1	CO1	L4
2	Relaxation Oscillator	04	1	-	-	-	-	-	1	CO2	L4
3	window comparate	04	1	-	-	-	-	-	1	CO3	L4
4	Full adder, Full Subtractor	04	-	1	-	-	-	-	1	CO4	L4
5	Multiplexer	04	-	1	-	-	-	-	1	CO5	L4
6	Binary to Gray	04	-	1	-	-	-	-	1	CO6	L4
7	JK Master slave Flip flop	04	-	-	1	-	-	-	1	C07	L4

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
ALLCALONS &	Title:	Course Lab Manual	Page: 8 / 24

8	Synchronous Counter	04	-	-	1	-	-	-	1	CO8	L4
9	Asynchronous counter	04	-	-	1	-	-	-	1	CO8	L4
-	Total	36	7	8	5	5	5	5	20	-	-

Note: Write CO based on the theory course.

# 2. Continuous Internal Assessment (CIA)

Final CIA Marks	40	-	-
record	15		
	45		
CIA Exam – 3	25	CO1,CO2,CO3	L4
CIA Exam – 2	25	CO7,CO8	L4
CIA Exam – 1	25	CO4,CO5,CO6	L4
Evaluation	Weightage in Marks	CO	Levels

SNo	Description	Marks		
1	Observation and Weekly Laboratory Activities	05 Marks		
2	Record Writing	10 Marks for each Expt		
3	Internal Exam Assessment	25 Marks		
4	Internal Assessment	40 Marks		
5	SEE	60 Marks		
-	Total	100 Marks		

# D. EXPERIMENTS

\_

# Experiment 01 : Astable multivibrator

-	Experiment No.:	1	Marks		Date Planned		Date Conducted	
1	Title	Design an astable multivibrator ciruit for three cases of duty cycle (50% <50% and >50%) using NE 555 timer IC. Simulate the same for any one						
		duty c		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
2	Course Outcomes			lyze circuits s amplifier IC a		r and rectang	gular wavefo	m generator
3	Aim		and imp P values.	lement the S	chmitt Trigge	r using µA74	1 Op-Amp c	r given UTP
4	Material / Equipment	tOpamp	,Resistor	s,DC regulate	d power sup	oly,Dual powe	er DC power	supply
	Required	Signal	generator	,CRO,Conne	cting wires,Cl	RO probes,Bi	read Board	
5	Theory, Formula	DESIG	N					
	Principle, Concept	From th	From theory of Schmitt trigger circuit using op-amp, we have the triggering points,					
		UTP=	$\frac{R1Vre}{R1+R}$	$\frac{f}{2} + \frac{R2Vsat}{r1+r2}$	Vsat is po	sitive saturati	on of the opa	amp =90% of
		VCC						

	2
6	2 CONTRACTOR

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
11	Title:	Course Lab Manual	Page: 9 / 24

		$LTP = \frac{R1 Vref}{R1+R2} - \frac{R2 Vsat}{r1+r2}$ Hence given the LTP & UTP values to find the values R1,R2 and Vref values, the following design is used. $UTP + LTP = \frac{2 R1 Vref}{R1+R2}(1)$
		UTP - UTP - Let Vs $v_{in}$
		From equation (1) we have $Vref = \underbrace{\left(\left(\begin{array}{c} V_{var} \\ V_{var} \\ -V_{var} \end{array}\right) \left(\begin{array}{c} 1 + R2 \\ 1 + R2 \end{array}\right)\right)}_{V_{var}} = 3.33 \text{ V}$
6	Procedure, Program, Activity, Algorithm, Pseudo Code1	
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	(A) Schmitt Trigger (active)
18CS	SL37/ A	Copyright ©2017. cAAS. All rights reserved.

		SKIT	Teaching Process	Rev No.: 1.0
le	3	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
	AGALOPE .	Title:	Course Lab Manual	Page: 10 / 24
			Designed value of UTP = 4V	
			Designed value of LTP = 2V	
			Designed value of Hysteresis = 2 V (UTP – LTP)	
11	Results &	& Analysis		
12	Applicatio	on Areas	Waveform generators are used in signal generators	
	1			

13	Remarks	
14	Faculty Signature with	
	Date	

# Experiment 02 : Relaxation Oscillator

-	Experiment No.:	2	Marks		Date		Date				
	-				Planned		Conducted				
1	Title		sing ua 741 Opamp, design a 1 kHz Relaxation Oscillator with 50% duty /cle. And simulate the same.								
2	Course Outcomes	-	on and analy operation an			r and rectang	gular wavefo	rm generator			
3	Aim		esign and imp ator) for giver		ectangular w	aveform gene	erator (Op-Ar	np relaxation			
4	Material / Equipment Required		pamp,Resistors,Capacitors,Dual power DC power supply, CRO, Connecting ires,CRO probes,Bread Board								
5	Principle, Concept	Wher If R 1 Anoth Exam Use I Let F figure Choo	re, B= $\frac{R}{R1}$ = R 2, then her example, hple: Design f R 2 = 1.16 R 1 R 1 = 10k $\Omega$ , t e) hse next a value	Equipment wires,CRO probes,Bread Board Required 5 Theory, Formula, The period of the output rectangular wave is given as T 2 RCIn 1+B(1)							

	SKIT	Teaching Process	Rev No.: 1.0
12	Doc Code		Date:01-08-2019
	Title:	Course Lab Manual	Page: 11 / 24
		$\frac{R1}{R1+R2}$ Vsat	
6	Procedure,	1. Connect the circuit as shown the diagram.	
	Program, Activit Algorithm, Pseud Code	$\begin{array}{c} 1.2. Se \\ \hline \hline \hline \hline \hline \\ 0.1 \ \mu^F \\ \hline \\ 0 \\ \hline \hline \\ 0 \\ \hline \\ 0 \\ \hline \hline \hline \hline$	and hence compute the
7	Block, Circu Model Diagran Reaction Equation Expected Graph	$\frac{1}{2}$	
8	Observation Table Look-up Table	1.0	
9	Output Sample Calculations		
10	Graphs, Outputs		
11	Results & Analysis		
12	Application Areas	Waveform generators are used in signal generators	
13	Remarks		
14	Faculty Signatur	e	
	with Date		

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
CALON AT	Title:	Course Lab Manual	Page: 12 / 24


# Experiment 03 : Window comparate


-	Experiment No.:	3	Marks		Date Planned		Date Conducted	
1	Title	1		amap, designation the the same.	•	comparate	e for any give	en UTP and
2	Course Outcomes	-	-	ze circuits so nplifier IC and		and rectan	gular wavefo	rm generator
3	Aim	1	esign and imp ator) for giver	plement the rent frequency	ectangular w	aveform gen	erator (Op-Ar	mp relaxation
4	Material , Equipment Required			sistors,Capaci wires,CRO pro	-	-	supply,Signal	generator &
5	Principle, Concept	DESIGN Given frequency (f) = 1KHz and duty cycle = 60% (=0.6) The time period T =1/f = 1ms = t H + t L Where t H is the time the output is high and t L is the time the output is low. From the theory of Astable multivibrator using 555 Timer, we have t H = 0.693 R B C(1) t L = 0.693 (R A + R B )C(2) T = t H + t L = 0.693 (R A + 2 R B ) C Duty cycle = t H / T = 0.6. Hence t H = 0.6T = 0.6ms and t L = T - t H = 0.4ms. Let C=0.1µF and substituting in the above equations, R B = 5.8KΩ (from equation 1) and R A = 2.9KΩ (from equation 2 & R B values). The Vcc determines the upper and lower threshold voltages (observed from th capacitor voltage waveform) as UT = CC ∧ LT = CC . Note: The duty cycle determined by R A & R B can vary only between 50 & 100%. R A is much smaller than R B , the duty cycle approaches 50%. Example 2: frequency = 1kHz and duty cycle =75%, R A = 7.2kΩ & R B =3.6kΩ choose R A = 6.8kΩ and R B = 3.3kΩ.						<sup>-</sup> 0.4ms. B values). ved from the 50 & 100%. If
6		2. Se 3. obs 4. No comp	t +Vcc to +5\ serve the out te down the	put waveform Period Ton a d T and Frequ	s on the CRC and Toff on t	)	e on the CR	O and hence
	Block, Circuit Model Diagram Reaction Equation Expected Graph		R <sub>A</sub>	0 7 DIS 0 7 DIS 0 7 DIS 0 7 Trigger 0 6 Thres	4 +V <sub>CC</sub> SET 3 	Copyright	©2017. cAAS. AI	l rights reserved.

	NTUTE OF	SKIT	Toophing Propose	Rev No.: 1.0
12	Real Parts	Doc Code:	Teaching Process SKIT.Ph5b1.F03	Date:01-08-2019
6	2	Title:	Course Lab Manual	
		i itie:		Page: 13 / 24
9		Table,		
12	Applicat	ion Areas	Waveform generators are used in signal generators	
<u> </u>	Remark			
	Faculty with Dat	Signature te		

# Experiment 04 : Adders and Subtracters

-	Experiment No.:	4	Marks		Date Planned		Date Conducted			
1	Title	1	Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates. And implement the same in HDL.							
2	Course Outcomes	Desig	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates							
3	Aim		To Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates.							
4	Material	1.C 7404, IC7432, IC7408								
	Equipment	2. Pa	tch chords							





	STUTE OF	SKIT					Τροί	hina F	Process					Rev No	. 1 0
		Doc Code:	SKIT.P		<b>E</b> 02		Teat	inny i	100633						I-08-2019
	TOALO	Title:	Course	Lab	Man	ual								Page: 1	5/24
				Α	В	С	D	Bout	]	Input bil for number	Input bit for number	Carry bit input	Sum bit output	Carry bit t output	
				0	0	0	0	0		A	B	CIN	5 UU		
				0	0	1	1	1		0	0	0	0	0	
				0	1	0	1	1		Ö	ŏ	1	ĩ	ŏ	
				0	1	1	0	1		0	I	U	1	0	
				1	0	0	1	0		0	1		0	1	
				1	0	1	0	0			0		o	1	
				1	1	0	0	0		i	1	Ó	0	1	
				1	1	1	1	1		1	1	1	1	1	
9	Sample														
Ŭ	Calculat	ions													
10			Deeneeti	<u>а Т</u> и	.th t	ablaa		vorifio	4						
	· ·	•	Respectiv	/e m	un ta	ables	are	venne	a						
11	Results	& Analysis													
12	Applicat	ion Areas	Adders a	nd su	btra	cters	are (	used ir	n arithm	etic lo	gic uni	t			
13	Remark	S													
14	Faculty	Signature													
	with Dat	e													

# Experiment 05: Multiplexer

-	Experiment No.:	1	Marks		Date Planned		Date Conducted				
1	Title	and	Given a 4-variable logic expression, simplify it using appropriate technic and realize the simplified logic expression using 8:1 multiplexer IC. A implement the same in HDL.								
2	Course Outcomes			•		uits like ad ination of gate	ders, subtrac es	eters, parity			
3	Aim			0 1	· ·	lify it using E 8:1 multiplexe	ntered Variab er IC.	le Map and			
4	Material / Equipment Required	2. Pa 3.Pov	74LS151 tch chords ver chords iner Kit								
5	Theory, Formula, Principle, Concept										
6	•	2. Ma 3. Giv 4. Pro	ke connection we supply to the supply the supplementation of the su	ns as shown	in the circuit uit via switch	diagram.	e in good con	dition or not.			
	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph				4 D0 741 3 D1 2 D2 1 D3 15 D4 14 D5	<sup>151</sup> Y 5 VCC 16 GND 8 G 7		hts reserved.			
			D	-	13 D6 12 D7 C E 11 C B						

		SKIT	Teaching Process	Rev No.: 1.0
E		Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
RANG	ALONE	Title:	Course Lab Manual	Page: 16 / 24
L	Dbservat .ook-up Dutput	tion Table, Table,	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
	Sample Calculatio	ons		
10 0	Graphs, (	Outputs	Respective Truth tables are verified	
11 F	Results &	& Analysis		
12 A	Applicatio	on Areas	Adders and subtracters are used in arithmetic logic unit	
13 F	Remarks	; ;		
	aculty	Signature		
	vith Date	-		

# Experiment 06 : Code Converters

-	Experiment No.:	1	Marks	Date	Date	
				Planned	Conducted	

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
SANGALORS *	Title:	Course Lab Manual	Page: 17 / 24

		table. And implement the same in HDL.
2	Course Outcomes	Design and analyze combinational circuits like adders, subtracters, parity
		generators and code converters using combination of gates
3	Aim	To Design and implement code converter I)Binary to Gray II) Gray to Binary Code
		using basic gates.
4		1.IC 7404, IC7432, IC7408
		2. Patch chords
	· ·	3.Power chords
_		4.Trainer Kit
5	•	Binary to Gray
	Principle, Concept	G3=B3 G0=B0 ⊕ B1
		G0=B0 ⊕ B1 G1=B1 ⊕ B2
		$G_{2} = B_{2} \oplus B_{3}$
		Grey to Binary
		B3=G3
		B2=G2 ⊕ G3
		$B1=G1 \oplus G2 \oplus G3$
6		B0= G0 $\oplus$ G1 $\oplus$ G2 $\oplus$ G3
0	Procedure,	<ol> <li>Verify all components and patch chords whether they are in good condition or not.</li> <li>Make connections as shown in the circuit diagram.</li> </ol>
		3. Give supply to the trainer kit.
	-	4. Provide input data to the circuit via switches.
		5. Verify truth table sequence and observe output
7	Block, Circuit,	
	Model Diagram,	Binary to Gray
	Reaction Equation, Expected Graph	Gray to Binary

	5)
C.	1

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
Title:	Course Lab Manual	Page: 18 / 24

		Table,									
Look-	•	Table,									
Outpu	IT			C	ray Co	do Inn		Die	200 60	de Out	put
				G3	G2	G1	GO	B3	B2	B1	BO
				0	0	0	0	0	0	0	0
				0	0	0	1	0	0	0	1
				0	0	1	1	0	0	1	0
				0	0	1	0	0	0	1	1
				0	1	1	0	0	1	0	0
				0	1	1	1	0	1	0	1
				0	1	0	1	0	1	1	0
				0	1	0	0	0	1	1	1
				1	1	0	0	1	0	0	0
				1	1	0	1	1	0	0	1
				1	1	1	1	1	0	1	0
				1	1	1	0	1	0	1	1
				1	0	1	0	1	1	0	0
				1	0	1	1	1	1	0	1
				1	0	0	1	1	1	1	0
				1	0	0	0	1	1	1	1
Samp Calcu 0 Graph	lations	uts	Resp	ective Tru	uth tables	s are veri	fied				
11 Resul	ts & Ana	alysis									
12 Applic	ation A	reas	Code	converte	ers are us	ed in dat	a commu	nication f	or error	correctio	n
13 Rema	rks										
14 Facult	ty Sig	nature									

# Experiment 07 : Master Slave Flip Flop

_	Experiment No.:	1	Marks		Date		Date	
					Planned		Conducted	
1	Title	Desi	gn and impl	lement code	converter	I)Binary to (	Gray (II) Gra	ay to Binary
		Code	e using basi	c gates.				
2	Course Outcomes	Reali	ze boolean e	xpressions us	ing multiplex	er IC		
3	Aim	Reali	ze a J-K Mas	ter / Slave Fli	p-Flop using	NAND gates	and verify its	truth table.
4	Material	/ 1. IC	74LS10					
	Equipment	2. IC	. IC 74LS00					
	Required	3. Pa	tch chords					
		4. Po	wer chords					

	SKIT	Teaching Process	Rev No.: 1.0
G	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
	Title:	Course Lab Manual	Page: 19 / 24


<ul> <li>5 Theory, Formula, The control inputs to a clocked flip flop will be making a transition at approximately Principle, Concept the same times as triggering edge of the clock input occurs. This can lead to unpredictable triggered. Therefore master first responds to J and K inputs and then slave. If J=0 and K=1, master resets on arrival of positive clock edge. High output of the master drives the K input of the slave. For the trailing edge of the clock pulse the slave is forced to reset. If both the inputs are high, it changes the slave to toggles on the negative edge triggered. The slave does exactly what the master does.</li> <li>6 Procedure, 1. Verify all components and path chords whether they are in good condition or not. Program, Activity.2. Make connections as shown in the circuit diagram. Algorithm, Pseudo3. Give supply to the trainer kit. Code 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output</li> <li>7 Block, Circuit, Model Diagram, Reaction Equation. Expected Graph</li> <li>Chrowith Table, Look-up Table.</li> <li>Observation Table, Look-up Table.</li> <li>Output</li> </ul>			5. Trainer Kit
Program, Activity, 2. Make connections as shown in the circuit diagram.         Algorithm, Pseudo3. Give supply to the trainer kit.         Code       4. Provide input data to the circuit via switches.         5. Verify truth table sequence and observe output         7       Block, Circuit, Model Diagram, Reaction Equation, Expected Graph         Image: Construct of the sequence and observe output         0       Deservation Table, Look-up Table, Output         Observation Table, Look-up Table, Output       Function Table :         Image: Clock J K Q Q Comment II 0 1 0 1 Reset II 1 0 1 0 Set	5	Principle, Concept	the same times as triggering edge of the clock input occurs. This can lead to unpredictable triggering. A JK master flip flop is positive edge triggered, where as slave is negative edge triggered. Therefore master first responds to J and K inputs and then slave. If J=0 and K=1, master resets on arrival of positive clock edge. High output of the master drives the K input of the slave. For the trailing edge of the clock pulse the slave is forced to reset. If both the inputs are high, it changes the state or toggles on the arrival of the positive clock edge and the slave toggles on the negative clock edge.
Model Diagram, Reaction Equation, Expected Graph	6	Program, Activity, Algorithm, Pseudo Code	<ol> <li>Make connections as shown in the circuit diagram.</li> <li>Give supply to the trainer kit.</li> <li>Provide input data to the circuit via switches.</li> </ol>
	7	Model Diagram, Reaction Equation, Expected Graph Observation Table, Look-up Table,	$Function Table :$ $\frac{1}{10} + \frac{1}{12} + \frac{10}{12} +$
Sample		Sample	

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
AMGALONS	Title:	Course Lab Manual	Page: 20 / 24

	Calculations	
10	Graphs, Outputs	Respective Truth tables are verified
11	Results & Analysis	
12	Application Areas	Flip flops are used in memory devices
13	Remarks	
	Faculty Signature with Date	

### Experiment 08 : Synchronous counter

-	Experiment No.:	1	Marks		Date Planned		Date Conducted			
1	Title	1	ign and implement a mod-n (n<8) synchronous up counter using J-K -Flop ICs and demonstrate its working.							
2	Course Outcomes	-	sign and analyze synchronous counter and asynchronous counters using nbination of flip flops							
3	Aim	-	•	ment a mod-r ate its working		ironous up co	ounter using	J-K Flip-Flop		
4	Material Equipment Required	Equipment 2. IC 74LS08								
5	-	This   flip flo scheo The o 000 to	problem can op is triggere duled to chan counter progr	be solved by ed in synchro ge do so simo esses countir advancing cou	using a syn onism with th ultaneously. ng upwards ir	chronous par ne clock and n a natural bir	allel counter all the outp nary sequence	change state. where every ut which are ce from count and get back		
6	•	2. Ma 3. Giv 4. Pro	ke connectio ve supply to the supply the supply the supplementation of the supple	ents and pate ns as shown he trainer kit. ata to the circu e sequence a	in the circuit o uit via switche	diagram.	e in good con	dition or not.		



(00-D)	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	SKIT.Ph5b1.F03	Date:01-08-2019
	Title:	Course Lab Manual	Page: 22 / 24

		$\begin{array}{c} \underline{\text{Design:}} \\ JA \\ & & & & \\ $	
		JB	X         1         0           X         1         0           X         1         0
		JC	01 11 10 X X X 0 1 0
10	Graphs, Outputs	Respective Truth tables are verified	
11	Results & Analysis		
12	Application Areas	Counters are used in digital clock	
14	Remarks Faculty Signature with Date		

# Experiment 09 : Asynchronous counter

-	Experiment No.:	9	Marks		Date anned		Date Conducte	d	
1	Title	coun	Design and implement an asynchronous counter using decade counter IC to count up from 0 to n (n<=9) and demonstrate on 7-segment display (using IC-7447)						
2	Course Outcomes	-	on and analy vination of flip	rze synchronous flops	counter	and asyr	nchronous (	counters	using

		SKIT	Teaching Process					Rev No.: 1.0				
C		Doc Code:						Date:01-08-2019				
	40ALORY	Title:	Course La	lb Manual				Page: 23 / 24				
3	Aim	up from 0 to n(n<=9) and demonstrate on 7-segment display (using IC-7447).										
4 Material / 1.IC7490, IC7443												
Equipment       2. Patch chords         Required       3.Power chords												
	rtequile		4.Trainer Kit									
5	Theory,		Asynchronous counter is a counter in which the clock signal is connected to the									
	Principle, Concept clock input of only first stage flip flop. The clock input of the second stage flip triggered by the output of the first stage flip flop and so on. This introduinherent propagation delay time through a flip flop. A transition of input clou and a transition of the output of a flip flop can never occur exactly at the sar Therefore, the two flip flops are never simultaneously triggered, which reasynchronous counter operation.											
6	Procedu		-		•		ther they are in	good condition or not.				
Program, Activity, 2. Make connections as shown in the circuit diagram.												
Algorithm, Pseudo3. Give supply to the trainer kit.												
	Code			•		d observe ou						
					4							
7	Block, Model Reaction Expecte	Circuit, Diagram, n Equation, d Graph		Input A	> B	11 10 QD Gnd 7490 (2) NC Vcc 3 4 5	9 QB QC Rg(2) Rg(1) 6 7					
8	Observa	ation Table,										
	Look-up	Table,		_		-						
	Output		Clock	A	В	С	D					
			0	0	0	0	0					
			1	0	0	0	1					
			2	0	0	1	0					
			3	0	0	1	1					
			4	0	1	0	0					
L	1		L	I	I	I	I					

		SKIT			Rev No.: 1.0						
		Doc Code:	SKIT.I	Ph5b1.F03	Date:01-08-2019						
Title:			Cours	e Lab Man	Page: 24 / 24						
			5	0	1	0	1				
			6	0	1	1	0				
			7	1	0	0	0				
			8	1	0	0	1				
9	Sample Calculat	ions									
10	Graphs,	Outputs	Respective Truth tables are verified								
11	Results	sults & Analysis									
12	Applicat	ion Areas	Counters are used in digital clock								
13	Remark	S									
14	Faculty with Dat	Signature e									